Abstract This paper proposes a new methodology for designing and analyzing wideband matched CMOS LNA with R-L-C loading network, where validity of this new approach is supported by the agreement between the simulated input impedance of the LNA and its calculated counterpart. To demonstrate its feasibility, two wideband matched LNA's are designed using TSMC 0.18-μm RF-CMOS process. One is for 3-8 GHz application and the second one targets at 8-25 GHz frequency range. The measured results of both circuits will then be presented.
applying current re-use method in designing wideband CMOS amplifiers; however, the stacking of one n-type and one p-type transistors requires a large bias voltage [10, 11] .
In the case of high mobility transistor (HEMT), it has already been demonstrated that through the intrinsic gate-drain capacitor C gd , the transistor's output R-C loading can alter its input impedance to the intended value over a wide bandwidth [12] . In spite of that, implementation of this large loading equivalent resistance is not that easy in the CMOS circuit. Thus, the input matching mechanism for wideband matched COMS LNA needs to be re-examined and modified if necessary, and that prompts the research described in this paper.
In the following section, after a brief review of the 0.18-μm RF-CMOS transistor's small-signal modeling, we propose what should constitute the first-stage transistor's loading: L d , R d , and C d , as shown in Fig. 1 , where L d is an explicit element, and both R d and C d can be from the equivalent input circuit of the following-stage. Physically, the external source inductor L s is critical in determining the low-frequency input matching, and the loading L d starts playing a role as frequency increases. In both cases, C d is used for setting Re[Z in ], and proper choice of R d helps lowering S 11 at high frequency. If the high frequency range means infinite, then L d can indeed be omitted; otherwise, the importance of this L d cannot be overlooked for finite-bandwidth wideband LNA, as this L d could improve the input matching at the intended high frequency range. Without inserting any complicated passive (and lossy) circuit in front of the first-stage transistor, superior noise performance is expected for this type of amplifier.
A 3-8 GHz LNA is therefore fabricated using TSMC (Taiwan Semiconductor Manufacturing Company) 0.18-μm RF-CMOS process. To explore the high frequency performance of this commercial process, a second LNA targeting the 8-25 GHz frequency range is then designed. Measured results of both amplifiers will be presented too.
Analysis of wideband LNA design
To facilitate the circuit analysis, S-parameters of a TSMC 0.18-μm RF-CMOS transistor need to be numerically fitted to find its equivalent small-signal model, as shown in Fig. 2 , where the substrate effect due to C sub and R sub has been included. For this 216-μm 27-finger n-type transistor biased at V gs =0.65 Volt and I d =7 mA, our model is valid up to 20 GHz at least, and the parameter values are tabulated in Table 1 . Though S-parameter discrepancies can be observed with the omission of R g , C ds , R sub , and C sub , they are relatively minor; thus, to retain the physical meaning while simplifying the mathematical derivation, these four parameters are removed from that used in the following circuit analysis.
Mathematically, the input impedance Z in , as indicated in Fig. 3 , can be expressed as
where Y α is the admittance looking into the C gd branch, and Z β is the impedance looking into the C gs branch. Both Y α and Z β can be derived as
and
The corresponding equivalent circuit can be arranged as that of Fig. 4 , where Y α is the dominant branch and Z β offers some modification [12] . Again, it is the C d that determines the matched Re[
, as discussed in detail in [12] . With appropriate component values, the shape of the input reflection coefficient S in resembles a hook, as shown in Fig. 5 . The solid curve is the simulated result with
.6nH, and L s =0.3nH; the overlapping dashed curve is the calculated counterpart using (1).
On the S in trajectory, there are two marked frequency points where the corresponding input impedance is purely real and close to 50Ω, and thus are good indices for this circuit's (slightly larger) available frequency range. By setting Im[Y α ] to zero, both f L and f H can be determined as
The calculated f L and f H are 4.09 GHz and 13.24 GHz in this case, and are very close to the simulated 5 GHz and 12. Figure 8 shows the simulated S in with different R d , Fig. 3 The proposed transistor circuit used in the wideband analysis. Fig. 4 Equivalent input schematic of the proposed transistor circuit. Y α is the admittance looking into C gd branch, Z β is the impedance looking into C gs branch, and S in is the overall input reflection coefficient.
where curves 1-3 have R d =25, 45, and 65Ω, and all have their C d =0.13pF, L s =0.3nH, and L d =0.6nH. Intuitive understanding of this matching mechanism can now be best described as follow: 
Wideband LNA design
With the wideband matching mechanism fully analyzed, two CMOS LNA's, one covers the more common 3-8 GHz as an initial verification and the other the more challenging 8-25 GHz for exploring this type of circuits' potential and limitation, are designed and fabricated using TSMC 0.18-μm RF-CMOS process. Both the S-parameters and noise figures of these two circuits are measured on-wafer at room temperature. Description of the circuits and their measured results will be presented below. Figures 9 and 10 are the photograph and schematic of the 3-8 GHz LNA. It is mainly the 1nH source inductor L s , 1.5nH inter-stage L d , and 0.2pF loading capacitor C d , that contribute to the wideband input matching. The coupling between L s and L d allows the reduction of the chip size. To reduce its power consumption, a slightly smaller transistor is used for the first stage. To ensure that the equivalent C gd is still sufficient to sustain the wideband matching mechanism, an external capacitor C ex is added. The large inductor L bias on the drain branch is for DC bias purpose and has small impact on S 11 in 3-8 GHz. Since this L bias tends to introduce a negative Re[Z in ] at very low frequency, R bias is used to stabilize this amplifier. Figure 11 shows the measured and simulated S-parameters of this 3-8 GHz LNA where the both the S 11 and S 22 are below -10dB, S 21 around 15dB, and S 22 far below -20dB. For each measured scattering parameter, there are two simulated counterparts, technically SS and TT corners, to account for the inevitable process variation. The bias is set at V d1 = 1V and I d1 =9.5 mA for the first-stage transistor, V d2 = 1V and I d2 =7.5 mA for the second stage, and V d3 = 1V and I d3 =7.4 mA for the last stage. Figure 12 shows the same S 11 and S 22 on the Smith chart, and both resemble the familiar wideband hook shape. scheme, only one drain bias and one gate bias are used. Isolation along the common drain bus between each stage is provided by the long transmission lines that surround the periphery of this chip. A small chip size of 945×1245 μm 2 can thus be obtained. With V d = 1.8V and I d =62 mA, both the measured and simulated S 11 and S 22 are below -10 dB, S 21 around 15 dB, and S 22 far below -20dB, as shown in Figs. 16 and 17 . Apparently, an increase of the input inductor by the use of bond-wire can easily move the S 11 loop upward on the Smith chart and surround the zero point, therefore, lowers the input reflection coefficient further. The total power consumption is 112mW. To explore this circuit's performance under different bias conditions, Fig. 18 shows the measured input reflection coefficient, gain, and noise figure at different bias conditions where the solid curves are at V d = 2V, I d is 37, 50, and 62 mA; the dashed curves are with V d = 1V and I d is 31, 42, and 53 mA, respectively.
Conclusion
In this paper, the input matching technique for common source wideband LNA design has been thoroughly analyzed. The agreement between the simulated input impedance of the LNA and its calculated counterpart confirms the accuracy of our analysis. To demonstrate its wideband potential, both the 3-8 GHz and 8-25 GHz low noise amplifiers using TSMC 0.18-μm RF-CMOS process are designed, fabricated and measured.
